

①

⇒ Boolean Algebra :-

- (i) when no. of variable are less. (1,2,3)
- (ii) It is preferred when output is 0 or 1.

⇒ K-map :-

- (i) when no. of variables are 2,3,4,5 (upto 5 variable)
- (ii) output is 0,1 or λ .

⇒ Tabulation method.

- (i) It is used when no. of variables are more.

Boolean Algebra :-

⇒ A complement $\rightarrow \bar{A}$ or, A'

$$\overline{\bar{A}} = A$$

⇒ NOT :-

$$0 = 1$$

$$1 = 0$$

⇒ AND :-

$0 \cdot 0 = 0$	$A \cdot A = A$
$0 \cdot 1 = 0$	$A \cdot 1 = A$
$1 \cdot 0 = 0$	$A \cdot 0 = 0$
$1 \cdot 1 = 1$	$A \cdot \bar{A} = 0$

⇒ OR :-

$0+0 = 0$	$A+A = A$
$0+1 = 1$	$A+1 = 1$
$1+0 = 1$	$A+0 = A$
$1+1 = 1$	$A+\bar{A} = 1$

Problem:- $AB + A\bar{B}$

Sol:- $A(B + \bar{B})$ ($\because B + \bar{B} = 1$)
 $= A$

Problem:- $AB + A\bar{B}C + A\bar{B}\bar{C}$, find the min. no. of NAND Gate.

(2)

option. \surd (a) 0

(b) 1

(c) 2

(d) 3.

Solⁿ:- $AB + A\bar{B}C + A\bar{B}\bar{C}$

$$= AB + A\bar{B}(C + \bar{C})$$

$$= AB + A\bar{B}$$

$$(\because C + \bar{C} = 1)$$

$$= A(\bar{B} + B)$$

$$= A.$$

No NAND gate required.



Advantage of Minimization :-

⇒ No. of logic gate ↓

⇒ Speed ↑

⇒ Power dissipation ↓

⇒ complexity of circuit less.

⇒ fan in ↓ (no. of input ↓)

⇒ Cost ↓.

Problem:- Simplify :-

(a) $A\bar{B} + A\bar{B}C + A\bar{B}\bar{C}D$

Solⁿ:- $A\bar{B}C + A\bar{B}(1 + \bar{C}D)$

$$= A\bar{B}C + A\bar{B} \quad (1 + \lambda = 1)$$

$$= A(\bar{B} + B\bar{C}) \quad (\because \bar{B} + B\bar{C} = \bar{B} + \bar{C})$$

$$= A(\bar{B} + \bar{C})$$

$$= A\bar{B} + A\bar{C}$$

(b) $(A+B)(A+C)$

Solⁿ:- $A \cdot A + A \cdot C + AB + AC$

$$= A + A(C+B) + BC$$

$$= A(1+B+C) + BC$$

$$= A + BC$$

$$(A+B)(A+C) = A + BC$$

Transposition Theorem

Similarly :

$$(\bar{x} + y)(\bar{x} + z) = \bar{x} + yz$$

3

(c) $(A+B+C)(A+\bar{B}+C)(A+B+\bar{C})$

Sol:- take $A+B = X$

$$= (X+C)(A+\bar{B}+C)(X+\bar{C})$$

$$= (X+C\bar{C})(A+\bar{B}+C)$$

$$= X(A+\bar{B}+C)$$

$$= (A+B)(A+\bar{B}+C)$$

$$= A + B(\bar{B}+C)$$

$$= A + B\bar{B} + BC$$

$$= A + BC$$

(d) $(A+B)(A+\bar{B})(\bar{A}+B)(\bar{A}+\bar{B})$

Sol:- $(A+B)(A+\bar{B})(\bar{A}+B)(\bar{A}+\bar{B})$

$$= (A+B\bar{B})(\bar{A}+B\bar{B})$$

$$= (A)(\bar{A})$$

$$= 0$$

$$A + BC = (A+B)(A+C)$$

Distribution theorem.

(e) $A + \bar{A}B$

Sol:- $(A+\bar{A})(A+B)$

$$= 1(A+B) = A+B$$

(f) $A + \bar{A}\bar{B}$

Sol:- $(A+\bar{A})(A+\bar{B})$

$$= 1(A+\bar{B}) = A+\bar{B}$$

(g) $AB + \bar{A}\bar{B} + A\bar{B}$

Sol:- $A(B+\bar{B}) + \bar{A}\bar{B}$

$$= A + \bar{A}\bar{B}$$

$$= (A+\bar{A})(A+\bar{B})$$

$$= A + \bar{B} \text{ Ans}$$

4

(h) $AB + \bar{A}B + A\bar{B}$

Solⁿ:- $B(A + \bar{A}) + A\bar{B}$
 $= B + A\bar{B}$
 $= (B + A)(B + \bar{B})$
 $= A + B$ Ans.

(i) $AB\bar{C} + ABC + \bar{A}BC$

Solⁿ:- $AB\bar{C} + ABC + ABC + \bar{A}BC$ ($\because A + A = A$)
 $= AB(C + \bar{C}) + (A + \bar{A})BC$
 $= AB + BC$
 $= B(A + C)$

(j) $AB + \bar{A}C + \cancel{BC}$ \rightarrow redundant term.

Solⁿ:- $AB + \bar{A}C + BC(A + \bar{A})$
 $= AB + \bar{A}C + BCA + \bar{A}BC$
 $= AB(1 + C) + \bar{A}C(1 + B)$
 $= AB + \bar{A}C$

Note: In this case BC is known as redundant term i.e. not used or not compulsory term.

$\Rightarrow AB + \bar{A}C + BC = AB + \bar{A}C$, called consensus theorem or redundancy theorem.

\Rightarrow Shortcut method :-

- (a) Three variable.
- (b) each variable comes twice.
- (c) one variable is complemented.

(k) $AB + B\bar{C} + AC$

Solⁿ:- $B\bar{C} + AC$ { The term which is complemented is taken.

(l) $A\bar{B} + BC + AC$

Solⁿ:- $A\bar{B} + BC$

(m) $(\bar{A}+B) (\bar{A}+C) (B+C)$

Solⁿ: $(A+B) (\bar{A}+C)$, $\therefore (B+C)$ is redundant term.

(n) $(A+\bar{B}) (\bar{B}+C) (A+C)$

Solⁿ: $(A+B) (\bar{B}+C)$

(o) $\bar{A}\bar{B} + \bar{A}\bar{C} + \bar{B}\bar{C}$

Solⁿ: In this case all the variable are complemented only one are uncomplemented. then.

= $\bar{A}\bar{B} + \bar{A}\bar{C}$ (\therefore The term which is uncomplemented is taken)

(p) $\bar{A}\bar{B} + \bar{B}\bar{C} + \bar{A}\bar{C}$

Solⁿ: $\bar{B}\bar{C} + \bar{A}\bar{B} + \bar{A}\bar{C}$

(q) $(\bar{A}+\bar{B}) (\bar{B}+\bar{C}) (\bar{A}+\bar{C})$

Solⁿ: $(\bar{B}+\bar{C}) (\bar{A}+\bar{C})$

ed.

$$\overline{ABC} = \bar{A} + \bar{B} + \bar{C}$$
$$\overline{A+B+C} = \bar{A} \cdot \bar{B} \cdot \bar{C}$$

Demorgan's theorem.

n

Boolean Algebra :-

↳ Minimization

⇒ SOP $\begin{cases} \rightarrow \text{minimal} \\ \rightarrow \text{canonical} \end{cases}$

⇒ POS $\begin{cases} \rightarrow \text{minimal} \\ \rightarrow \text{canonical} \end{cases}$

⇒ Dual

⇒ Complement Expression

⇒ Truth table

⇒ Venn Diagram

⇒ Switching circuit

⇒ Statement.

(A) Minimization :-

(B)

(a) $XY + \bar{X}YWZ$

Solⁿ: $A = XY$ and $B = WZ$

Then,

$= A + \bar{A}B$ ⇒

$= (A + \bar{A})(A + B)$

$= A + B$ ⇒

$= XY + WZ$

(b) let $f(A, B) = \bar{A} + B$ Then the value of $f[f(x+y, y), z]$ is

(a) $XY + Z$

(c) $\bar{X}Y + Z$

Ques:

✓(b) $X\bar{Y} + Z$

(d) X

Solⁿ: $f[f(x+y, y), z]$

$= F[\bar{x+y} + y, z]$

$= F[\bar{x} \cdot \bar{y} + y, z]$

$= \overline{\bar{x} \cdot \bar{y} + y} + z$

$= \overline{\bar{x} \cdot \bar{y}} \cdot \bar{y} + z$

$= (\bar{x} + \bar{\bar{y}}) \bar{y} + z$

$= x\bar{y} + y\bar{y} + z$

$= X\bar{Y} + Z$ Ans.

Sol:

(c) let $x * y = \bar{x} + y$ and $z = x * y$

Then the value of $z * x$ is

(a) x

(c) 0

Ques

(b) 1

(d) \bar{x}

Sol

(B) SOP (Sum of Product Form)

$$\underline{ABC} + \underline{\bar{A}BC} + \underline{AB\bar{C}}$$

↳ minterm

⇒ In SOP Form, each product term is known as Minterm or Implicant

⇒ Sop Form is used when O/P of logical expression is 1.
(means $1 \rightarrow A$ and $0 \rightarrow \bar{A}$)

Ex :- $5 \rightarrow 101 \rightarrow \bar{A}\bar{B}C$
 $9 \rightarrow 1001 \rightarrow A\bar{B}\bar{C}D$

Ques: For the given truth table, minimize SOP expression.

	A	B	Y
$\bar{A}\bar{B}$	0	0	1 ✓
	0	1	0
$A\bar{B}$	1	0	1 ✓
	1	1	0

Sol: In SOP form only 1 taken.

$$\begin{aligned} &= \bar{A}\bar{B} + A\bar{B} \\ &= \bar{B}(\bar{A} + A) \\ &= \bar{B} \end{aligned}$$

⇒ Y can written as :-

$$Y(A, B) = \sum m(0, 2)$$

Ques: Simplified the expression for

$$Y(A, B) = \sum m(0, 2, 3)$$

Sol: oo. 10 11

logical expression in SOP form :-

$$\begin{aligned} Y &= \bar{A}\bar{B} + A\bar{B} + AB \\ &= \bar{B}(\bar{A} + A) + AB \\ &= \bar{B} + AB \\ &= (\bar{B} + A)(\bar{B} + B) \\ &= A + \bar{B} \\ &= A + \bar{B} \end{aligned}$$

SOP can be of two form.

- (1) Minimal form
- (2) canonical form.

⇒ $A + \bar{A}B$ → $A + B$ (It is a minimal form)

⇒ In canonical form, each term must have all variable.

e.g. $A + \bar{A}B$

$$= A(B + \bar{B}) + \bar{A}B$$

$$= AB + A\bar{B} + \bar{A}B$$

Thus each min-term will contain all variable.

S-2003

Problem:- In canonical SOP form, no. of min term presenting the logical expression $A + \bar{B}C$ is.

- (a) 4
- (b) 5
- (c) 6
- (d) 7

Sol:-

$$A + \bar{B}C$$

$$= A(B + \bar{B})(C + \bar{C}) + \bar{B}C(A + \bar{A})$$

$$= (AB + A\bar{B})(C + \bar{C}) + A\bar{B}C + \bar{A}\bar{B}C$$

$$= ABC + AB\bar{C} + A\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C + \bar{A}\bar{B}C$$

$$= ABC + AB\bar{C} + A\bar{B}C + A\bar{B}\bar{C} + \bar{A}\bar{B}C$$

i.e. 5 terms.

(C) POS Form (Product of Sum) :-

$$(A+B+\bar{C}) (\bar{A}+B+C) (A+B+C)$$

↳ max term

⇒ POS form are used when o/p is logic '0'.

$$0 \rightarrow A$$

$$1 \rightarrow \bar{A}$$

Ex :- $5 \rightarrow 101 \rightarrow \bar{A} B \bar{C}$

$9 \rightarrow 1001 \rightarrow \bar{A} B \bar{C} D$

Ques: For a given truth table minimize POS expression.

	A	B	Y
	0	0	1
$A + \bar{B}$	0	1	0 ✓
	1	0	1
$\bar{A} + \bar{B}$	1	1	0 ✓

Sol: we take only that value at which o/p is '0'.

$$Y = (A + \bar{B}) (\bar{A} + \bar{B})$$

$$= \bar{B} + A\bar{A}$$

$$= \bar{B}$$

⇒ Y can be written in POS form as,

$$Y(A, B) = \Pi M(1, 3) = \bar{B}$$

and for SOP:-

$$Y(A, B) = \Sigma m(0, 2) = \bar{B}$$

i.e.

$$\Sigma m(0, 2) = \Pi M(1, 3)$$

⇒ If $F(A, B, C) = \Sigma m(0, 1, 4, 7)$

There are 3 variables then 8 combinations then max. terms are, 2, 3, 5, 6.

$$F(A, B, C) = \Sigma m(0, 1, 4, 7) = \Pi M(2, 3, 5, 6)$$

⇒ with 'n' variable, maximum possible minterms or maxterms are 2^n . eq. (D)

(i) for, $n = 2$. i.e. (A, B)

Total no. of min or max terms are $2^2 = 4$.

(ii) for, $n = 3$ i.e. (A, B, C)

Total no. of min or max terms are $2^3 = 8$

⇒ For $n = 2$, (A, B) total 16 logical expression i.e.

1	A	$A\bar{B}$	AB	Q
0	\bar{A}	$\bar{A}B$	$A+B$	
$\bar{A}B + A\bar{B}$	B	$A\bar{B}$	$\bar{A}\bar{B}$	S
$AB + \bar{A}\bar{B}$	\bar{B}	$\bar{A}+B$	$\bar{A}+B$	

Q
S
6

Note:- With n variable maximum possible logical expression are 2^{2^n} .

eg. for $n = 2$, logical expression = $2^{2^2} = 16$

for $n = 3$ = $2^{2^3} = 256$

ES-2004
ATE-2002
JTO-2001
JTO-2002

Problem:- For $n = 4$ what is the total no. of logical expression.

Sol:- logical expression = 2^{2^4}
= $2^{16} = 35536$.

(11)

(D) Dual Form :-

+ive logic
 \Rightarrow +ive logic means higher voltage corresponds to logic '1'.
 \Rightarrow logic '0' \rightarrow 0V
 logic '1' \rightarrow +5V

-ive logic
 \Rightarrow -ive logic means higher voltage corresponds to logic '0'.
 \Rightarrow logic 0 = +5V
 logic 1 = 0V

Ques:- logic 0 \rightarrow -5V
 logic 1 \rightarrow 0V

Sol:- Higher value of voltage (0V) for logic 1. then +ive logic.

Ques:- ECL :
 logic '0' \rightarrow -1.7V
 logic 1 \rightarrow -0.8V

Sol:- -0.8V is larger value than -1.7V then it is +ive logic.

+ive logic AND

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

-ive logic AND

A	B	Y
1	1	1
1	0	1
0	1	1
0	0	0

+ive logic OR

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

-ive logic OR

A	B	Y
1	1	1
1	0	0
0	1	0
0	0	0

\Rightarrow For -ive logic or gate, convert 1 to 0 and 0 to 1.

\Rightarrow We can say that +ive logic AND gate is equal to -ive logic OR gate and -ive logic AND gate is equal to +ive logic OR gate.

⇒ Dual expression is used to convert +ive logic into -ive logic or, -ive logic to +ive logic. →

⇒ $AB \xrightarrow{\text{Dual}} A+B$

Dual is nothing but -ive logic.

⇒ $\text{AND} \xrightarrow[\text{Dual}]{\text{-ive logic}} \text{OR}$

⇒ $\text{OR} \xrightarrow[\text{Dual}]{\text{-ive logic}} \text{AND}$

(i) $\text{AND} \longleftrightarrow \text{OR}$

(ii) $\cdot \longleftrightarrow +$

(iii) $1 \longleftrightarrow 0$

(iv) Keep variable as it is

} Dual.

Problem:- Find Dual.

$$ABC\bar{C} + \bar{A}Bc + ABC$$

Sol:- Dual:-

$$(A+B+\bar{C})(\bar{A}+B+c)(A+B+c)$$

if we find again dual then,

$$ABC\bar{C} + \bar{A}Bc + ABC$$

⇒ For any logical expression, if two times dual is used resulting same expression.

Self Dual :-

$$AB + BC + AC$$

Dual :-

$$= (A+B)(B+C)(A+C)$$

$$= (B+AC)(A+C)$$

$$= BA + BC + AC + AC$$

$$= AB + BC + AC \quad (\text{again same expression})$$

⇒ In some of the logical expression not all its dual gives the same expression.

⇒ In self Dual expression, if one time dual is used result in same expression.

$$n \text{ variable} \rightarrow \text{self dual} = 2^{2^{n-1}}$$

i.e. If there are n variables then total no. of self dual expression is $2^{2^{n-1}}$.

eg :-

(i) For $n=1$. $\Rightarrow 2^{2^0} = 2$.

Then 2 dual expression,

$$\left. \begin{array}{l} A \rightarrow \text{self dual} \rightarrow A \\ \bar{A} \rightarrow \bar{A} \end{array} \right\} \text{Total self dual expression are 2.}$$

(ii) For $n=2$ $\Rightarrow 2^{2^1} = 4$.

Then 4 dual expression.

$$\begin{array}{l} A \rightarrow A, \quad B \rightarrow B \\ \bar{A} \rightarrow \bar{A}, \quad \bar{B} \rightarrow \bar{B} \end{array}$$

(iii) For $n=3$ $\Rightarrow 2^{2^{3-1}} = 16$.

Then 16 dual expression.

$$A, \bar{A}, B, \bar{B}, C, \bar{C}, \bar{A}\bar{B} + \bar{B}\bar{C} + \bar{C}\bar{A}, AB + BC + CA, \dots$$

(E) Complement :-

$$\text{if } Y = ABC + \bar{A}BC + A\bar{B}C$$

complement is,

$$\bar{Y} = (\bar{A} + \bar{B} + \bar{C})(A + \bar{B} + \bar{C})(\bar{A} + B + \bar{C})$$

(.) AND \leftrightarrow OR

(.) \cdot \leftrightarrow +

(.) 1 \leftrightarrow 0


(.) complement of each variable.

complement.


(F) Venn Diagram :-

Sol :-

For two variable (A, B).




Ques :- For a given venn diagram, minimize the SOP expression for shaded region.



Sol :-

$$\begin{aligned}
 Y &= \bar{A}\bar{B} + A\bar{B} + \bar{A}B \\
 &= \bar{B}(\bar{A} + A) + \bar{A}B \\
 &= \bar{B} + \bar{A}B \\
 &= (\bar{B} + A)(\bar{B} + B) \\
 &= \bar{B} + A \\
 &\quad \downarrow \quad \downarrow \\
 &\quad (0 \ 1) \text{ for POS form.}
 \end{aligned}$$


Ques :- SOP expression for shaded region.



Sol :-


$$\begin{aligned}
 Y &= AB + A\bar{B} + \bar{A}B \\
 &= A(B + \bar{B}) + \bar{A}B \\
 &= A + \bar{A}B \\
 &= (A + \bar{A})(A + B) \\
 &= A + B \\
 &\quad \downarrow \quad \downarrow \\
 &\quad (0, 0) \rightarrow \text{(in POS form)}
 \end{aligned}$$

Ques :- SOP expression



$$\begin{aligned}
 \text{Sol:} & \quad \bar{A}B + A\bar{B} + AB + \bar{A}\bar{B} \\
 & = B(A + \bar{A}) + \bar{B}(A + \bar{A}) \\
 & = B + \bar{B} \\
 & = 1
 \end{aligned}$$

⇒ For 3-variable :-



SOP form for shaded portion


$$\begin{aligned}
 & = A\bar{B}C + \bar{A}BC + ABC \\
 & = BC(A + \bar{A}) + AB(\bar{C} + C) + AC(B + \bar{B}) \quad \rightarrow \text{extracted.} \\
 & = AB + BC + CA
 \end{aligned}$$

(G) Switching Circuit :-

For Series :-


Truth table :-

A	Y
0	0
1	1



For Parallel :-


A	Y
0	1
1	0



⇒ In place of bulb if there is resistor then answer remains the same but some drop.

Truth table :-


A	Y
0	1
1	0



Q.10

⇒ In place of switch if there is a transistor.

A	Y
0	1
1	0




Q.11

(*) For $A=1$, transistor becomes short circuit.

For two switch A and B :-

AND ⇒



A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

NAND \Rightarrow

$Y = \overline{AB}$
 $= \overline{AB}$

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

OR \Rightarrow

$Y = A+B$
 $= A+B$


A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

NOR \Rightarrow

$Y = \overline{A+B}$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

Ques:-



Sol:-

$$Y = A \cdot (B+C) \cdot \overline{D}$$

$$= (AB+AC) \overline{D}$$

$$= AB\overline{D} + AC\overline{D}$$

(H) STATEMENT :-

(I)

Ques:- A logic circuit have 3 input A, B, C and o/p is Y.
o/p Y is 1. for the following combination.

(i) B and C are true = BC

(ii) A and C are false = $\bar{A}\bar{C}$

(iii) A, B and C are true = ABC

(iv) A, B and C are false = $\bar{A}\bar{B}\bar{C}$

then minimize the o/p for Y.

Sol:- o/p Y = 1. (take min term = SOP form)

$$\begin{aligned}
 Y &= BC + \bar{A}\bar{C} + ABC + \bar{A}\bar{B}\bar{C} \\
 &= BC(1+A) + \bar{A}\bar{C}(1+\bar{B}) \\
 &= BC + \bar{A}\bar{C}
 \end{aligned}$$

if o/p Y = 0, then take max term (POS form).

Ques:- A logic ckt have 3 input A, B, C and o/p is F = 1. when majority no. of I/ps are logic 1.

- (i) minimizing expression F
- (ii) Implement logic ckt.

Sol:-	A	B	C	F
	0	0	0	0
	0	0	1	0
	0	1	0	0
	0	1	1	1 ✓
	1	0	0	0
	1	0	1	1 ✓
	1	1	0	1 ✓
	1	1	1	1 ✓

$$\begin{aligned}
 F &= \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC \\
 &= \bar{A}BC + ABC + A\bar{B}C + AB\bar{C} + ABC \\
 &= BC(A+\bar{A}) + AC(B+\bar{B}) + AB(\bar{C}+C) \\
 &= AB + BC + CA.
 \end{aligned}$$

(I) LOGIC GATES :-


⇒ Basic Building Blocks

NOT }
AND } → Basic gate
OR }

NAND } → universal gate
NOR }

EXOR } → Arithmetic ckt.
EXNOR } comparator, parity generator/checker, code converters
(Binary to gray, Gray to Binary)

NOT :-




A	Y
0	1
1	0



IES-2010
GATE-2010

Ques:- Circuit shown in the fig are

- (a) Buffer
- (b) Astable MV
- (c) Bistable MV
- (d) square wave generator.




Sol:- If there is no feedback. then it is buffer. In Buffer if we apply 0 then get 0
 " 1 " " 1.
 " no I/p " " no I/p.

Buffer means whatever the I/p ie. the O/p.

⇒ But there is a feedback and the O/p is stable if we give 1 as I/p, O/p is also 1 and if gives 0 then O/p is 0 then two stable state.

⇒ Hence it is Bistable multivibrator.

Ques:- Ckt shown is




Ques:-

Sol:-

Sol:- t_{pd} = Propagation delay.

'0' for = $3 t_{pd}$

'1' for = $3 t_{pd}$



Sol:-

It is called

- (i) Square wave generator.
- (ii) As o/p is not stable sometime 1 and sometime 0 Hence it is also called astable multivibrator.
- (iii) clock generator
- (iv) Ring oscillator.


Total time period (T) = $6 T_{pd}$

then,

$$T = 2N t_{pd}$$

N = no. of inverters in feed back.

Ques:- In a ckt shown in fig. the propagation delay of each NOT gate is 100 Psec. Then frequency of generator square wave is



- (a) 10 GHz
- (b) 1 GHz
- (c) 100 MHz
- (d) 10 MHz

Sol:-


$$T = 2N t_{pd}$$

$$= 2 \times 5 \times 100 \text{ Psec} = 1000 \text{ Psec}$$

$$f = \frac{1}{T} = \frac{1}{1000 \times 10^{-12} \text{ sec}} = 10^9 \text{ Hz}$$

classmate = 1 GHz

Ques:-




Sol:- The ckt shown in the fig the propagation delay of each NOT gate is 2nsec. Then time period of generated square wave is.

- (a) 6ns
- (b) 12ns
- (c) 14ns
- (d) 18ns

Sol:- Astable Multivibrator, square wave generator.


$$T = 2Nt_{pd}$$

$$= 2 \times 3 \times 2nsec = 12nSec.$$



Thus time period at x and y is same.

AND GATE :-




A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1


⇒ O/P is low if any of the I/P is low i.e. logic '0'.

⇒ AND gate follow both commutative law and associative law.

(i) $AB = BA$



(.) $ABC = (AB) \cdot C = A(BC)$



2.

=>


3.

=>


Note

||

=> Disable & Enables :-




=> Thus o/p remains in '0' due to control I/p disable. AND gate is not in working state.



=> AND gate is in working state o/p is changing in Enabled state.

=> In TTL logic family, If any I/p is open and float then it will act as '1'.


=> In ECL logic family, floating input will act as logic '0'.



* Question occurs mostly from ECL and TTL in Exam.



Unused I/p's :-

1.




=> In Multipin (I/p) AND gate unused I/p can be connected to logic 1. or "pull up".

=> unused I/p can be connected to logic '0' or "pull down".




⇒ unused I/P can be connected to one of the used I/P.




⇒ If it is TTL logic family, then unused I/P can be open or floated. (unconnected)


Note:- Because of unnecessary I/P attached to B, fan in will be down.



⇒ Best way to connecting unused pin (I/P) in AND gate is connecting to logic '1'.



OR Gate :- (Inclusive OR)



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

⇒ When any of the I/P is High in OR gate then o/p is High.

⇒ OR gate follows both commutative and Associative law.


(i) commutative law :-

$A+B = B+A$




(ii) Associative law :-


$A+B+C = (A+B)+C = A+(B+C)$



⇒ Enable and Disable :-



⇒ o/p is changing as I/P is changing or we say the gate is enabled.




⇒ o/p is fixed or not changed.
it is said to be disable.

Unused I/P's :-


1. In OR gate, unused I/P is connected to logic '0' - "pull down."
2. Connect to one of the used I/P.
3. If it is ECL then unused I/P can be open or floated.

⇒ In OR gate, Best way of connecting the unused I/P is to connect to logic '0'.



Gate-2004.

Problem:- In the ckt shown in fig. in TTL, AND, OR, INVERTER ckt for the given I/P o/p is.




- ✓ (a) 0
- (b) 1
- (c) AB
- (d) \overline{AB}

Sol:- In TTL, all I/P's are float then it is logic 1

classmate

Problem: For ECL AND, OR, INVERTER.



- (A) 0
- (B) 1
- (C) AB
- (D) \overline{AB}


Solⁿ: If all i/p are floating in ECL then it is '0'
and o/p $Y = \overline{AB}$ Ans.

NAND GATE :- (Bubbled OR)




A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

⇒ When both I/p high the o/p is low.




0 disable (not changing if one I/p is zero)




1 enable.

⇒ NAND gate follow commutative law but not follow associative law



≠



$(\overline{AB})C = AB + \overline{C}$



⇒ The only two gate not follow associative law i.e universal gate NAND or NOR gate.

⇒ Unused I/p in NAND gate can be connected similar to unused I/p in AND gate.





NOR GATE :- (Bubbled AND)

⇒ OR gate followed by NOT gate.



A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

⇒ when both I/p is low the o/p is High.



⇒ enable and disable both are same as OR gate.

⇒ NOR gate follow commutative law and not follow associative law.

i.e. (i) $\overline{A+B} = \overline{B+A}$

(ii) $\overline{A+B+C} \neq \overline{\overline{A+B} C}$

⇒ unused I/p in NOR gate can be connected similar to OR gate.

EXOR or, XOR :-

⇒ Exclusive OR gate.

⇒ OR gate is also called as inclusive OR gate.




A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0


⇒ when $A=B$, o/p is low i.e '0'.

⇒ when $A \neq B$, o/p is High i.e. logic '1'.

Internal Diagram of EXOR gate :-



- ⇒ EXOR gate follow both commutative and associative law.
- ⇒ EXOR gate is follow available with two I/p's only.



Truth table :-

	A	B	C	Y (A ⊕ B ⊕ C)
	0	0	0	0
→	0	0	1	1
→	0	1	0	1
	0	1	1	0
→	1	0	0	1
	1	0	1	0
	1	1	0	0
→	1	1	1	1

- ⇒ The o/p of EXOR gate is 1. when no. of 1's at the I/p is odd no.

⇒ logical expression :-

$$Y = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$= 001 + 010 + 100 + 111 \rightarrow \text{odd no. of 1's.}$$

$$Y = \sum m(1, 2, 4, 7)$$

- ⇒ The reduced form of this expression is,

$$A \oplus B \oplus C$$

$$A \oplus A = 1$$

$$A \oplus \bar{A} = 0$$

$$A \oplus 0 = \bar{A}$$

$$A \oplus 1 = A$$

Since, $A \oplus A = 1$

$$A \oplus A \oplus A = A$$

$$A \oplus A \oplus A \oplus A = 1$$

and so on.

$$B \oplus B \oplus B \oplus \dots \oplus B = \begin{cases} 1 & \text{if } n = \text{even} \\ B & \text{if } n = \text{odd} \end{cases}$$

\Rightarrow EXOR and EXNOR is not always complement, it is complement only when the no. of I/p is even. and if I/p is odd then EXOR and EXNOR are same.

i.e. $A \oplus B \oplus C = A \oplus B \oplus C \Rightarrow$ same.

and, $A \oplus B \oplus C \oplus D = \overline{A \oplus B \oplus C \oplus D} \Rightarrow$ complement

Ques:- Find expression of $A \oplus B \oplus C$.

Sol:-

$$A \oplus B \oplus C$$

$$= (\bar{A}\bar{B} + AB) \oplus C$$

$$= (\bar{A}\bar{B} + AB)\bar{C} + (\bar{A}\bar{B} + AB)C$$

$$= (\bar{A}\bar{B} \cdot \bar{A}\bar{B})\bar{C} + (\bar{A}\bar{B} + AB)C$$

Since,

$$\overline{(\bar{A}\bar{B} + AB)} = \overline{(A \oplus B)} = A \oplus B = \bar{A}\bar{B} + AB$$

$$= (\bar{A}\bar{B} + AB)\bar{C} + (\bar{A}\bar{B} + AB)C$$

$$= \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + \bar{A}\bar{B}C + ABC$$

$$= A \oplus B \oplus C$$

Ques:- Minimize.

	A	B	C	Y
→	0	0	0	1
	0	0	1	0
	0	1	0	0
→	0	1	1	1
	1	0	0	0
→	1	0	1	1
→	1	1	0	1
	1	1	1	0

- (A) $A \oplus B \oplus C$
- (B) $A \odot B \odot C$
- ✓ (C) $\overline{A \odot B \odot C}$
- (D) $AB + BC + AC$

Sol:- for EXOR → O/P is 1 when odd no. of 1's at I/P.

In this case.,

$$Y = A \oplus B \oplus C$$

$$= \overline{A \odot B \odot C} \quad \text{Ans.}$$

- ⇒ EXOR and EXNOR are never always complemented, It is complement only when even variable occurs.
- ⇒ EXNOR gate is even no. of 1's detector when no. of I/P's are even.
- ⇒ EXNOR gate is odd no. of 1's detector when no. of I/P's are odd.

Problem:- $\overline{A} \oplus B = A \odot B$.

Sol:- Put $x = \overline{A}$, $y = B$

$$x \oplus y$$

$$= \overline{A}x\overline{y} + \overline{A}xy$$

$$= \overline{A}\overline{B} + AB = A \odot B$$

Problem:- $\overline{A} \oplus \overline{B}$

Sol:- Put $x = A$, $y = \overline{B}$

$$= x \oplus y$$

$$= x\overline{y} + y\overline{x}$$

$$= AB + \overline{A}\overline{B}$$

$$= A \odot B$$


Problem: $A \oplus B \oplus AB$.

Sol:-

$$\begin{aligned}
 & (A\bar{B} + \bar{A}B) \oplus AB \\
 &= (A\bar{B} + \bar{A}B)\bar{A}B + (A\bar{B} + \bar{A}B)AB \\
 &= A\bar{B}(\bar{A} + \bar{B}) + \bar{A}B(\bar{A} + \bar{B}) + (A\bar{B} + \bar{A}B)AB \\
 &= A\bar{B} + \bar{A}B + [(A + \bar{B})(A + \bar{B})]AB \\
 &= A\bar{B} + \bar{A}B + [\bar{A}\bar{B} + AB]AB \\
 &= A\bar{B} + \bar{A}B + AB \\
 &= A(\bar{B} + B) + \bar{A}B = A + \bar{A}B \\
 &= (A + \bar{A})(A + B) = A + B \text{ Ans.}
 \end{aligned}$$

$A \oplus B \oplus AB = A + B$


Problem:-




- (a) 0
- (b) 1
- (c) $A \oplus B$
- (d) $A \odot B$


Sol:- $Y = 1$ Ans.


SYMBOLS :-




NAND as Universal :-


(i) NOT :-  \Rightarrow 1 gate required


(ii) AND :-  \Rightarrow 2 gate

(iii) OR :-  $\bar{A}\bar{B} = \bar{A+B} \Rightarrow$ 3 gate.





(iv) EXOR :-  $Y = A \oplus B = \bar{A}B + A\bar{B}$
 \Rightarrow 4 Gate.

$$\begin{aligned} Y &= (A \cdot \bar{A}\bar{B} + B \cdot \bar{A}\bar{B}) \\ &= (A \cdot \bar{A}\bar{B} + B \cdot \bar{A}\bar{B}) \\ &= (A(\bar{A} + B) + B(\bar{A} + \bar{B})) \\ &= A\bar{B} + B\bar{A} = A \oplus B \end{aligned}$$

(v) EXNOR :-  \Rightarrow 5 Gate



(vi) NOR :-  \Rightarrow 4 Gate

NOR AS universal :-




$$Y = \overline{(\overline{A+A+B}) + (\overline{B+A+B})} = \overline{\overline{A}(A+B) + \overline{B}(A+B)}$$

$$= \overline{\overline{A}B + \overline{B}A} = A \oplus B$$
~~$$= \overline{(\overline{A} \cdot \overline{A+B})(\overline{B} + \overline{A+B})}$$~~
~~$$= \overline{AB + A(\overline{A+B}) + B(\overline{A+B}) + \overline{A+B}}$$~~




Note:-	Logic gate	No. of NAND	No. of NOR.
	NOT	1	1
	AND	2	3
	OR	3	2
	EXOR	4	5
	EXNOR	5	4

Problem:- To implement $\bar{x}yz$. The min no. of two I/p NAND gate required.



Total no. of NAND gate = 2+2+1 = 5. Ans.

Problem:- To implement $xy + wz$, the min no. of 2 input NAND gate required.



⇒ 1st inverter cancelled 2nd and 3rd cancelled 4th
 ⇒ Now the total no. of NAND gate is.
 = 2 + Bubbled OR (= NAND)
 = 2 + 1 = 3.
 = 3 NAND gate required.




Two level AND-OR = Two level NAND-NAND

AND-OR = NAND-NAND

- ⇒ To implement SOP form, only NAND gate alone.
- ⇒ To implement POS form, only NOR gate alone.

Q:- if $(A+B)(C+D)$, then min no. of Gate.

Sol:-



Two level OR-AND

Two level NOR-NOR.

⇒ OR-AND = NOR-NOR