

⇒ Boolean Algebra :-

- (i) When no. of variable are less. (1, 2, 3)
- (ii) It is preferred when output is 0 or 1.

(1)

⇒ K-map :-

- (i) When no. of variables are 2, 3, 4, 5 (upto 5 variable)
- (ii) Output is 0, 1 or λ .

⇒ Tabulation method.

- (i) It is used when no. of variables are more.

Boolean Algebra :-

⇒ A complement $\rightarrow \bar{A}$ or, A'

$$\bar{\bar{A}} = A$$

⇒ NOT :-

$$0 = 1$$

$$1 = 0$$

⇒ AND :-

$$0 \cdot 0 = 0$$

$$A \cdot A = A$$

$$0 \cdot 1 = 0$$

$$A \cdot 1 = A$$

$$1 \cdot 0 = 0$$

$$A \cdot 0 = 0$$

$$1 \cdot 1 = 1$$

$$A \cdot \bar{A} = 0$$

⇒ OR :-

$$0+0 = 0$$

$$A+A = A$$

$$0+1 = 1$$

$$A+1 = 1$$

$$1+0 = 1$$

$$A+0 = A$$

$$1+1 = 1$$

$$A+\bar{A} = 1$$

Problem:- $AB + A\bar{B}$

$$\text{Sol:- } A(B + \bar{B})$$

$$= A$$

$$(\because B + \bar{B} = 1)$$

Problem:- $AB + A\bar{B}C + A\bar{B}\bar{C}$, find the min. no. of NAND Gate.

(2)

- option. (a) 0 (b) 1
(c) 2 (d) 3.

Sol' :-

$$\begin{aligned} & AB + A\bar{B}C + A\bar{B}\bar{C} \\ &= AB + A\bar{B} (C + \bar{C}) \\ &= AB + A\bar{B} \quad (\because C + \bar{C} = 1) \\ &= A(\bar{B} + B) \\ &= A. \end{aligned}$$

(c)

Sol' :-

NO NAND gate required. $A \xrightarrow{\text{f/p}} A$

Advantage of Minimization :-

- ⇒ No. of logic gate ↓
- ⇒ Speed ↑
- ⇒ Power dissipation ↓
- ⇒ complexity of circuit less
- ⇒ fan in ↓ (no. of input ↓)
- ⇒ Cost ↓.

(d)

Sol' :-

Problem:- Simplify :-

(a) $A\bar{B} + AB\bar{C} + A\bar{B}\bar{C}D$

Sol' :- $A\bar{B}\bar{C} + A\bar{B} (1 + \bar{C}D)$

$$= A\bar{B}\bar{C} + A\bar{B} \quad (1 + \lambda = 1)$$

$$= A(\bar{B} + B\bar{C}) \quad (\because \bar{B} + B\bar{C} = \bar{B} + \bar{C})$$

$$= A(\bar{B} + \bar{C})$$

$$= A\bar{B} + A\bar{C}$$

(e)

(b) $(A+B)(A+C)$

Sol' :-

$$A \cdot A + A \cdot C + AB + AC$$

$$= A + A(\bar{C} + B) + BC$$

$$= A(1 + B + C) + BC$$

(f)

$$= A + BC$$

Sol' :-

Transposition Theorem

$$(A+B)(A+C) = A + BC$$

Similarly:

$$(\bar{x}+y)(\bar{x}+z) = \bar{x} + yz$$

(3)

(c) $(A+B+C)(A+\bar{B}+C)(A+B+\bar{C})$

Sol:- take $A+B = X$

$$= (x+c)(A+\bar{B}+C)(x+\bar{C})$$

$$= (x+c\bar{C})(A+\bar{B}+C)$$

$$= x(A+\bar{B}+C)$$

$$= (A+B)(A+\bar{B}+C)$$

$$= A + B(\bar{B}+C)$$

$$= A + B\bar{B} + BC$$

$$= A + BC$$

(d) $(A+B)(A+\bar{B})(\bar{A}+B)(\bar{A}+\bar{B})$

Sol:- $(A+B)(A+\bar{B})(\bar{A}+B)(\bar{A}+\bar{B})$

$$= (A+B\bar{B})(\bar{A}+B\bar{B})$$

$$= (A)(\bar{A})$$

$$= 0$$

$$A + BC = (A+B)(A+C)$$

Distribution theorem.

(e) $A + \bar{A}B$

Sol:- $(A+\bar{A})(A+B)$

$$= 1(A+B) = A+B$$

(f) $A + \bar{A}\bar{B}$

Sol:- $(A+\bar{A})(A+\bar{B})$

$$= 1(A+\bar{B}) = A+\bar{B}$$

(g) $AB + \bar{A}\bar{B} + A\bar{B}$

Sol:- $A(B+\bar{B}) + \bar{A}\bar{B}$

$$= A + \bar{A}\bar{B}$$

$$= (A+\bar{A})(A+\bar{B})$$

$$= A + \bar{B} \text{ Ans.}$$

(4)

(h) $AB + A\bar{B} + A\bar{B}$

$$\begin{aligned} \text{Sol: } & B(A + \bar{A}) + A\bar{B} \\ &= B + A\bar{B} \\ &= (B + A)(B + \bar{B}) \\ &= A + B \quad \text{Ans} \end{aligned}$$

(i) $ABC + ABC + \bar{A}BC$

$$\begin{aligned} \text{Sol: } & ABC + ABC + ABC + \bar{A}BC \quad (\because A+A=A) \\ &= AB(C+\bar{C}) + (A+\bar{A})BC \\ &= AB + BC \\ &= B(A+C) \end{aligned}$$

(j) $AB + \bar{A}C + \underline{\bar{B}C} \rightarrow$ redundant term.

$$\begin{aligned} \text{Sol: } & AB + \bar{A}C + BC(A + \bar{A}) \\ &= AB + \bar{A}C + BCA + \bar{A}BC \\ &= AB(1+C) + \bar{A}C(1+B) \\ &= AB + \bar{A}C \end{aligned}$$

Note: In this case $\bar{B}C$ is known as redundant term i.e. not used or not compulsory term.

⇒ $AB + \bar{A}C + BC = AB + \bar{A}C$, called consensus theorem or redundancy theorem.

⇒ Shortcut method :-

- (a) Three variable.
- (b) each variable comes twice.
- (c) one variable is complemented.

(k) $AB + B\bar{C} + AC$

Sol: - $B\bar{C} + AC$ { The term which is complemented is taken.

(l) $A\bar{B} + BC + AC$

Sol: - $A\bar{B} + BC$

(5)

(m) $(\bar{A}+B)(\bar{A}+\underline{C})(B+C)$

Sol: $(A+B)(\bar{A}+C)$, $\because (B+C)$ is redundant term.

(n) $(A+\bar{B})(\bar{B}+C)(A+C)$

Sol: $(A+B)(\bar{B}+C)$

(o) $\bar{A}\bar{B} + A\bar{C} + \bar{B}\bar{C}$

Sol: In this case all the variable are complemented only one are uncomplemented. then.

$= \bar{A}\bar{B} + A\bar{C}$ (\because The term which is uncomplemented is taken)

(p) $\bar{A}\bar{B} + \bar{B}C + \bar{A}C$

Sol: $\bar{B}C + \bar{A}\bar{B} \bar{A}C$

(q) $(\bar{A}+\bar{B})(\bar{B}+\underline{C})(\bar{A}+\underline{C})$

Sol: $(\bar{B}+\bar{C})(\bar{A}+C)$

ed.

$\overline{ABC} = \bar{A} + \bar{B} + \bar{C}$	Demorgan's theorem.
$\overline{A+B+C} = \bar{A} \cdot \bar{B} \cdot \bar{C}$	

Boolean Algebra :-

↳ Minimization

⇒ SOP ↗ minimal
 ↗ canonical⇒ POS ↗ minimal
 ↗ canonical

⇒ Dual

⇒ Complement Expression

⇒ Truth table

⇒ Venn Diagram

⇒ Switching circuit

⇒ Statement.

(6)

DATE

(A) Minimization :-

(a) $XY + \bar{X}YZ$

Sol: $A = XY$ and $B = YZ$

Then,

$= A + \bar{A}B$ ⇒

$= (A + \bar{A})(A + B)$

$= A + B$ ⇒

$= XY + YZ$

(b) let $f(A+B) = \bar{A}+B$ Then the value of $+ [f(x+y), y], z$ is

(a) $XY + Z$

(c) $\bar{X}Y + Z$

✓ (b) $X\bar{Y} + Z$ (d) X

Sol: $f [f\{(x+y), y\}, z]$

$= F [\bar{x+y} + \bar{y}y, z]$

$= F [\bar{x}\bar{y} + y, z]$

$= \bar{\bar{x}\bar{y}} + y + z$

$= \bar{x}\bar{y} \cdot \bar{y} + z$

$= (\bar{x} + \bar{y})\bar{y} + z$

$= X\bar{Y} + Y\bar{Y} + Z$

$= X\bar{Y} + Z$ Ans. Ques:

(c) let $x * y = \bar{x} + y$ and $z = x * y$ Then the value of $z * x$ is

(a) X

(c) 0

(b) 1

(d) X

Sol:

Ques

Sol:

(B) SOP (Sum of Product Form)

$$\underline{ABC} + \underline{\bar{A}BC} + \underline{ABC\bar{C}}$$

↓ minterm

- ⇒ In SOP Form, each product term is known as Minterm or Implicant
- ⇒ SOP Form is used when O/P of logical expression is 1.
(means $1 \rightarrow A$ and $0 \rightarrow \bar{A}$)

$$\text{Ex : } 5 \rightarrow 101 \rightarrow \bar{A}\bar{B}C$$

$$9 \rightarrow 1001 \rightarrow \bar{A}\bar{B}\bar{C}D$$

Ques:- For the given truth table, minimize SOP expression.

	A	B	Y
$\bar{A}\bar{B}$	0	0	1 ✓
	0	1	0
$A\bar{B}$	1	0	1 ✓
	1	1	0

Sol:- In SOP form only 1 taken.

$$= \bar{A}\bar{B} + A\bar{B}$$

$$= \bar{B} (\bar{A} + A)$$

$$= \bar{B}$$

⇒ Y can written as :-

$$Y(A, B) = \sum m(0, 2)$$

Ques:- Simplified the expression for

$$Y(A, B) = \sum m(0, 2, 3)$$

Sol:-

00. 10. 11.

logical expression in SOP form :-

$$Y = \bar{A}\bar{B} + A\bar{B} + AB$$

$$= \bar{B} (\bar{A} + A) + AB$$

$$= \bar{B} + AB$$

$$= (\bar{B} + A)(\bar{B} + B)$$

$$= A + \bar{B}$$

$$= A + \bar{B}$$

SOP can be of two form.

- (1) Minimal form
 - (2) canonical form.

$$\Rightarrow A + \bar{A}B_D = A + B \quad (\text{It is a minimal form})$$

\Rightarrow In canonical form, each term must have all variable.

e.g. $\text{is} \in \text{setAt } AB$

$$= A(B + \bar{B}) + \bar{A}B$$

$$= AB + A\bar{B} + \bar{A}B$$

Thus each minterm will contain all variable.

S-2003

Problem:- In canonical SOP form, no. of min term presenting the logical expression $A + \bar{B}C$ is.

Ques:-

- | | |
|---------|-------|
| (a) 4 | (c) 6 |
| ↙ (b) 5 | (d) 7 |

Sol:-

$$A + \bar{B}C$$

$$= A(B + \bar{B})(C + \bar{C}) + \bar{B}C(A + \bar{A})$$

$$= (AB + A\bar{B})(C + \bar{C}) + A\bar{B}C + \bar{A}\bar{B}C$$

$$= ABC + AB\bar{C} + A\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C + \bar{A}\bar{B}C$$

$$= ABC + AB\bar{C} + A\bar{B}C + A\bar{B}\bar{C} + \bar{A}\bar{B}C$$

i.e. 5 terms.

Sol

(C) POS Form (Product of Sum) :-

$$(A+B+\bar{C}) \quad (\bar{A}+B+C) \quad (A+\bar{B}+C)$$

↳ max term

e. \Rightarrow POS form are used when O/P is logic '0'.

$$0 \rightarrow A$$

$$1 \rightarrow \bar{A}$$

$$\text{Ex: } 5 \rightarrow 101 \rightarrow \bar{A}BC$$

$$9 \rightarrow 1001 \rightarrow \bar{A}B\bar{C}\bar{D}$$

the Ques: For a given th truth table minimize POS expression.

A	B	Y
0	0	1
$A + \bar{B}$	0	0
	1	1
$\bar{A} + \bar{B}$	1	0

Sol: we take only that value at which O/P is '0'.

$$\begin{aligned} Y &= (A+\bar{B})(\bar{A}+\bar{B}) \\ &= \bar{B} + A\bar{A} \\ &= \bar{B} \end{aligned}$$

\Rightarrow Y can be written in POS form as,

$$Y(A, B) = \prod M(1, 3) = \bar{B}$$

and for SOP:-

$$Y(A, B) = \sum m(0, 2) = \bar{B}$$

i.e.

$$\sum m(0, 2) = \prod M(1, 3)$$

\Rightarrow If $F(A, B, C) = \sum m(0, 1, 4, 7)$

There are 3 variable then 8 combination then max. term are, 2, 3, 5, 6.

$$F(A, B, C) = \sum m(0, 1, 4, 7) = \prod M(2, 3, 5, 6)$$

10

DATE

⇒ with 'n' variable, maximum possible minterms or maxterms are 2^n . e.g.

(i) for, $n = 2$. i.e. (A, B)

Total no. of min or max terms are $2^2 = 4$.

(ii) for, $n = 3$ i.e. (A, B, C)

Total no. of min or max terms are $2^3 = 8$.

⇒ For $n = 2$, (A, B) total 16 logical expression i.e.

1	A	$A\bar{B}$	AB
0	\bar{A}	$\bar{A}B$	$A+\bar{B}$
	$\bar{A}B + A\bar{B}$	B	$A+\bar{B}$
	$AB + \bar{A}\bar{B}$	\bar{B}	$\bar{A}+B$

Q1

S

6

Note:- with n variable maximum possible logical expression are 2^{2^n} .

$$\text{e.g. for } n=2, \text{ logical expression} = 2^2 = 16$$

$$\text{for } n=3, \quad \quad \quad = 2^3 = 256$$

ES-2004
ATE-2002
JTO-2001
JTG-2002

problem:- For $n=4$ what is the total no. of logical expression.

$$\text{Sol:- logical expression} = 2^4$$

$$= 2^4 = 35536.$$

(D) Dual Form :-

11

+ive logic	-ive logic
⇒ +ive logic means higher voltage corresponds to logic 'L'	⇒ -ive logic means higher voltage corresponds to logic '0'.
⇒ logic '0' → 0V	⇒ logic 0 = +5V
logic '1' → +5V	logic 1 = 0V

Ques:- logic 0 → -5V
 logic 1 → 0V

Sol:- Higher value of voltage (0V) for logic L. then +ive logic.

Ques- ECL :

$$\begin{aligned} \text{logic '0'} &\rightarrow -1.7V \\ \text{logic '1'} &\rightarrow -0.8V \end{aligned}$$

Sol:- -0.8V is larger value than -1.7V then it is +ive logic.

+ive logic AND

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

-ive logic AND

A	B	Y
1	1	1
1	0	0
0	1	0
0	0	0

+ive logic OR

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

-ive logic OR

A	B	Y
1	1	1
1	0	0
0	1	0
0	0	0

- ⇒ For -ive logic OR gate, convert 1 to 0 and 0 to 1.
- ⇒ We can say that +ive logic AND gate is equal to -ive logic OR gate and -ive logic AND gate is equal to +ive logic OR gate.

⇒ Dual expression is used to convert +ive logic into -ive logic or, -ive logic to +ive logic.

$$\Rightarrow AB \xrightarrow{\text{Dual}} A+B$$

Dual is nothing but -ive logic.

$$\Rightarrow \text{AND} \xrightarrow[\text{Dual}]{\text{-ive logic}} \text{OR}$$

$$\Rightarrow \text{OR} \xrightarrow[\text{Dual}]{\text{-ive logic}} \text{AND}$$

(1) AND \longleftrightarrow OR

(2) $\cdot \longleftrightarrow +$

(3) 1 $\longleftrightarrow 0$

(4) Keep variable as it is

} Dual.

problem:- Find Dual.

$$ABC + A\bar{B}C' + A\bar{B}C$$

Sol:- Dual :-

$$(A+B+\bar{C})(\bar{A}+B+C)(A+B+C)$$

if we find again dual then,

$$ABC + \bar{A}BC + ABC$$

⇒ For any logical expression, if two times dual is used resulting same expression.

Self Dual :-

$$AB + BC + AC$$

Dual :-

$$= (A+B)(B+C)(A+C)$$

$$= (B+AC)(A+C)$$

$$= BA + BC + AC + AC$$

$$= AB + BC + AC \quad (\text{again same expression})$$

⇒ In some of the logical expression not all its dual gives the same expression.

\Rightarrow In self Dual expression, if one time dual is used result in same expression.

$$\boxed{n \text{ variable} \rightarrow \text{self dual} = 2^{2^{n-1}}}$$

i.e. If there are n variables then total no. of self dual expression is $2^{2^{n-1}}$.

eg :-

(i) For $n=1 \Rightarrow 2^2 = 2$.

Then 2 dual expression,

$$\left. \begin{array}{l} A \rightarrow \text{Self dual} \rightarrow A \\ \bar{A} \rightarrow \bar{A} \end{array} \right\} \text{Total self dual expression are 2.}$$

(ii) For $n=2 \Rightarrow 2^2 = 4$.

Then 4 dual expression.

$$\begin{array}{ll} A \rightarrow A & , B \rightarrow B \\ \bar{A} \rightarrow \bar{A} & , \bar{B} \rightarrow \bar{B} \end{array}$$

(iii) For $n=3 \Rightarrow 2^2 = 16$.

Then 16 dual expression.

$$A, \bar{A}, B, \bar{B}, C, \bar{C}, \bar{AB} + \bar{BC} + \bar{CA}, AB + BC + CA, \dots$$

(E) Complement :-

$$\text{if } Y = ABC + \bar{A}BC + A\bar{B}C$$

complement is,

$$\bar{Y} = (\bar{A} + \bar{B} + \bar{C})(A + \bar{B} + \bar{C})(\bar{A} + B + \bar{C})$$

(i) AND \leftrightarrow OR

(ii) $\cdot \leftrightarrow +$


(iii) 1 \leftrightarrow 0

(iv) complement of each variable.

complement :-


(F) Venn Diagram :-

For two variable (A, B).




⇒

Ques:- For a given venn diagram , minimize the SOP expression for shaded region.




$$\begin{aligned}
 \text{Sol:- } Y &= \bar{A}\bar{B} + A\bar{B} + AB \\
 &= \bar{B}(\bar{A} + A) + AB \\
 &= \bar{B} + AB \\
 &= (\bar{B} + A)(\bar{B} + B) \\
 &= A + \bar{B} \\
 &\quad \downarrow \quad \downarrow \\
 &\quad (0 \ 1) \text{ for POS form.}
 \end{aligned}$$

Ques:- SOP expression for shaded region.



$$\begin{aligned}
 \text{Sol:- } Y &= AB + A\bar{B} + \bar{A}B \\
 &= A(B + \bar{B}) + \bar{A}B \\
 &= A + \bar{A}B \\
 &= (A + \bar{A})(A + B) \\
 &= A + B \\
 &\quad \downarrow \quad \downarrow \\
 &\quad (0, 0) \rightarrow (in \ POS \ form)
 \end{aligned}$$


Ques:- SOP expression



$$\begin{aligned}
 \text{Sol:-} \quad & \bar{A}\bar{B} + A\bar{B} + AB + \bar{A}\bar{B} \\
 & = B(A + \bar{A}) + \bar{B}(A + \bar{A}) \\
 & = B + \bar{B} \\
 & = 1.
 \end{aligned}$$

⇒ For 3-variable :-

SOP form for shaded portion




$$\begin{aligned}
 & \equiv ABC + \bar{A}BC + A\bar{B}C + A\bar{B}\bar{C} + AB\bar{C} + ABC + A\bar{B}C \\
 & = BC(A + \bar{A}) + AB(\bar{C} + C) + AC(B + \bar{B}) \quad \xrightarrow{\text{extra added.}} \\
 & = AB + BC + CA
 \end{aligned}$$

(G) Switching Circuit :-

For Series :-


Truth table :-

A	Y
0	0
1	1



For Parallel :-


A	Y
0	1
1	0



⇒ In place of bulb if there is resistor then answer remains the same but some drop.


Truth table:-

A	Y
0	1
1	0




⇒ In place of switch if there is a transistor.

A	Y
0	1
1	0


(i) For $A=1$, transistor becomes short circuit.

becomes short circuit.


For two switch A and B :-




A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0




A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1



A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

Ques:-



Sol:

$$\begin{aligned}
 Y &= A \cdot (B+C) \cdot \bar{D} \\
 &= (AB + AC) \bar{D} \\
 &= AB\bar{D} + AC\bar{D}
 \end{aligned}$$

(H) STATEMENT :-

(I)

Ques:- A logic circuit have 3 input A, B, C and o/p is Y.

O/P Y is 1. for the following combination.

$$(i) \quad B \text{ and } C \text{ are true} = BC$$

$$(ii) \quad A \text{ and } C \text{ are false} = \bar{A}\bar{C}$$

$$(iii) \quad A, B \text{ and } C \text{ are true} = ABC$$

$$(iv) \quad A, B \text{ and } C \text{ are false} = \bar{A}\bar{B}\bar{C}$$

then minimize the o/p for Y.

Sol:- O/P Y=1. (take min term = SOP form)

$$Y = BC + \bar{A}\bar{C} + ABC + \bar{A}\bar{B}\bar{C}$$

$$= BC(1+A) + \bar{A}\bar{C}(1+\bar{B})$$

$$= BC + \bar{A}\bar{C}$$

If O/P Y=0, then take max term (POS form).

Ques:- A logic ckt have 3 input A, B, C and o/p is F = 1. when majority no. of I/p's are logic 1.

IES
Gu

- (i) minimizing expression F

- (ii) Implement logic ckt

Sol:-	A	B	C	F
	0	0	0	0
	0	0	1	0
	0	1	0	0
	0	1	1	1
	1	0	0	0
	1	0	1	1
	1	1	0	1
	1	1	1	1

$$F = \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$

$$= \bar{A}BC + ABC + ABC + A\bar{B}C + AB\bar{C} + ABC$$

$$= BC(A+\bar{A}) + AC(B+\bar{B}) + AB(\bar{C}+C)$$

$$= AB + BC + CA.$$

(I) LOGIC GATES :-

⇒ Basic Building Blocks


NOT
AND
OR } → Basic gate

NAND } → universal gate
NOR }

EXOR } → Arithmetic ckt.

EXNOR } comparator, parity generator/checker, code converters
(Binary to gray, Gray to Binary)

NOT :-




A	Y
0	1
1	0



IES-2010
GATE-2010

Ques:- Circuit shown in the fig are

- (a) Buffer
- (b) Astable MV
- (c) Bistable MV
- (d) square wave generator.



Sol:- If there is no feedback then it is buffer. In Buffer if we apply 0 then get 0

" 1 " " 1 "


" no I/P " " no I/P "

Buffer means whatever the I/P ie. the O/P.

⇒ But there is a feedback and the O/P is stable if we give 1 as I/P, O/P is also 1 and if gives 0 then O/P is 0 then two stable state.


⇒ Hence it is Bistable multivibrator.

Ques:- Ckt shown is

Sol:- t_{pd} = Propogation delay.

$$'0' \text{ for } = 3t_{pd}$$

$$1 \text{ for } = 3t_{pd}$$



sol:-

It is called

- (i) square wave generator.
- (ii) As o/p is not stable sometime 1 and sometime 0
Hence it is also called astable multivibrator.
- (iii) clock generator
- (iv) Ring oscillator.


$$\text{Total time period (T)} = 6t_{pd}$$

then,

$$T = 2Nt_{pd}$$

 $N = \text{no. of inverters in feedback.}$

Ques:- In a ckt shown in fig. the propagation delay of each NOT gate is 100 Psec. Then frequency of generator square wave is



(A) $10G1!2$

~~(B)~~ 1 GHz

(C) 100 MHz

(D) 10 MHz

Sol:-


$$T = 2Nt_{pd}$$

$$= 2 \times 5 \times 100 \text{ Psec} = 1000 \text{ Psec}$$

$$f = \frac{1}{T} = \frac{1}{1000 \times 10^{12} \text{ sec}} = 10^9 \text{ Hz}$$

classmate = 1 GHz

Ques:-




- Sol:- The CKT shown in the fig the propagation delay of each NOT gate is 2nsec. Then time period of generated square wave is.
- 6ns
 - 12ns
 - 14ns
 - 18ns

Sol:- Astable Multivibrator, square wave generator.


$$T = 2Ntpd$$

$$= 2 \times 3 \times 2 \text{nsec} = 12 \text{nsec.}$$



Thus time period at x and y is same.

AND GATE :-



A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

\Rightarrow O/P is low if any of the I/P is low i.e. logic '0'.

⇒ AND gate follow both commutative law and associative law.


(i) $AB = BA$.




classmate

$$\{ \text{.} \quad (\text{ABC}) = (\text{AB}) \cdot \text{C} = \text{A}(\text{BC})$$

i.e.



ABC



AB

C


c

D


ABC

2.

\Rightarrow Disable & Enables :-



\Rightarrow Thus o/p remains in '0' due to control I/P disable. AND gate is not in working state.




\Rightarrow AND gate is in working state o/p is changing in Enabled state.

Note

\Rightarrow In TTL logic family, If any I/P is open and float then it will act as '1'.



\Rightarrow In ECL logic family, floating input will act as logic '0'.



* Question occurs mostly from ECL and TTL in Exam.



Unused I/P's :-

L.




\Rightarrow In Multipin (I/P) AND gate unused I/P can be connected to logic 1. or "pull off" up.

\Rightarrow unused I/P can be connected to logic '0' or "pull down".




⇒ unused I/P can be connected to one of the used I/P.




⇒ If it is TTL logic family, then unused I/P can be open or floated. (unconnected)

Note:- Because of unnecessary I/P attached to B, fan in will be down.





⇒ Best way to connecting unused pin (I/P) in AND gate is connecting to logic '1'.



: D'

IM.

OR Gate :- (Inclusive OR)

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

\Rightarrow when any of the I/P is High
in OR gate then o/p is High.

\Rightarrow OR gate follows both commutative and Associative law.


(i) Commutative law :-

$$A+B = B+A$$




(ii) Associative law :-

$$A+B+C = (A+B)+C = A+(B+C)$$




\Rightarrow Enable and Disable :-



\Rightarrow o/p is changing as I/P is changing or we say the gate is enabled.

DATE

--	--	--	--	--	--	--



\Rightarrow O/P is fixed or not changed.
it is said to be disable.

Unused I/P's :-


1. In OR gate, unused I/P is connected to logic '0' - "pull down."
2. Connect to one of the used I/P.
3. If it is ECL then unused I/P can be open or floated.

\Rightarrow In OR gate, Best way of connecting the unused I/P is to connect to logic '0'.



Gate-2004.

Problem:- In the CKT shown in fig. in TTL, AND, OR, INVERTER CKT for the given I/P O/P is.




- (a) 0
- (b) 1
- (c) AB
- (d) \bar{AB}

Sol:- In TTL, all I/P's are float then it is logic 1

classmate

Problem: For ECL AND, OR, INVERTER.



- (A) 0
- (B) 1
- (C) AB
- (D) \bar{AB}

Sol:- If all I/P are floating in ECL then it is '0'



and O/P $Y = \bar{AB}$ Ans.

NAND GATE :- (Bubbled OR)

$$\overline{A \cdot B} = \overline{A} + \overline{B}$$

A	B	Y
0	0	1
0	1	1
1	0	1
(--)	--	0


⇒ When both I/P high the O/P is low.




0 disable (not changing if one I/P is zero)

1 enable.

⇒ NAND gate follow commutative law but not follow associative law



≠



$$AB - \overline{C} = AB + \overline{C}$$

⇒ The only two gate not follow associative law i.e universal gate NAND or NOR gate.

⇒ Unused I/P in NAND gate can be connected similar to unused I/P in AND gate.

NOR GATE :- (Bubbled AND)



⇒ OR gate followed by NOT gate.

$$\overline{A+B} = \overline{A} \cdot \overline{B}$$

$$A \quad B \quad \overline{A \cdot B} = \overline{A} \cdot \overline{B}$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

\Rightarrow when both I/P is low the O/P is High.



- \Rightarrow enable and disable both are same as OR gate.
- \Rightarrow NOR gate follow commutative law and not follow associative law.

$$\text{i.e. (i) } \overline{A+B} = \overline{B+A}$$

$$\text{(ii) } \overline{A+B+C} \neq \overline{A+B} C$$

- \Rightarrow unused I/P in NOR gate can be connected similar to OR gate.

EXOR or, XOR :-



- \Rightarrow Exclusive OR gate.
- \Rightarrow OR gate is also called as inclusive OR gate.



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

\Rightarrow when $A=B$, O/P is low i.e '0'.

\Rightarrow when $A \neq B$, O/P is High i.e. logic '1'.



⇒ It is also called controlled inverter.

Note :-

$$A \oplus A = 0$$

$$A \oplus \bar{A} = 1$$

$$A \oplus 0 = A$$

$$A \oplus 1 = \bar{A}$$

⇒ If $A \oplus B = C$ then,

- (i) $A \oplus C = B$
- (ii) $B \oplus C = A$
- (iii) $A \oplus B \oplus C = 0$

⇒ Since, $A \oplus A = 0$ } Then we say.
 $A \oplus A \oplus A = A$ } odd no. of same I/P gives same O/P.
 $A \oplus A \oplus A \oplus A = 0$ } and even no. of same O/I/P gives zero
and so on --- } as O/P.

⇒ $B \oplus B \oplus B \oplus \dots n = B$, if n is odd
= 0, if n is even.

Problem:- The ckt shown in fig. contains cascading of 20 EXOR gate.


If X is the I/P then O/P is.

(A) 0

(B) 1

(C) X


(D) \bar{X}




Sol: O/P of even EXOR gate have same O/P.

= X Ans.

Internal Diagram of EXOR gate :-



- ⇒ EXOR gate follows both commutative and associative law.
- ⇒ EXOR gate is available with two I/P's only.



Truth table :-

A	B	C	Y ($A \oplus B \oplus C$)
0	0	0	0
→ 0	0	1	1
→ 0	1	0	1
0	1	1	0
→ 1	0	0	1
1	0	1	0
1	1	0	0
→ 1	1	1	1

- ⇒ The O/P of EXOR gate is 1. when no. of 1's at the I/P is odd no.

⇒ logical expression :-

$$\begin{aligned}
 Y &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC \\
 &= 001 + 010 + 100 + 111 \rightarrow \text{odd no. of 1's.}
 \end{aligned}$$

$$Y = \sum m(1, 2, 4, 7)$$

- ⇒ The reduced form of this expression is,

$$A \oplus B \oplus C$$

EXNOR or XNOR :-



A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

⇒ whenever the I/p is same o/p is High.

$$\text{SOP expression} = \bar{A}\bar{B} + AB$$

$$\text{POS expression} = (A+B)(\bar{A}+B)$$



EXOR :- $\bar{A}\bar{B} + A\bar{B}$ ← SOP	\rightarrow EXNOR :- $\bar{A}\bar{B} + AB$
$(A+B)(\bar{A}+\bar{B})$ ← POS	$\rightarrow (A+\bar{B})(\bar{A}+B)$

⇒ when $A = B$, then o/p is High.

therefore coincidence logic ckt and also called as equivalent detector.

⇒ when $A \neq B$, The o/p is low.

⇒ Enable and Disable :-



$$AOA = 1$$

$$AO\bar{A} = 0$$

$$AO0 = \bar{A}$$

$$AO1 = A$$

since, $AOA = 1$

$$AOA \odot A = A$$

$$AOA \odot A \odot A = 1.$$

and so on.

$$B \oplus B \oplus B \oplus \dots n = \begin{cases} 1 & \text{if } n = \text{even} \\ B & \text{if } n = \text{odd} \end{cases}$$

\Rightarrow EXOR and EXNOR is not always complement, it is complement only when the no. of I/P is even. and if I/P is odd then EXOR and EXNOR are same.

$$\text{i.e. } A \oplus B \oplus C = A \odot B \odot C \Rightarrow \text{same.}$$

$$\text{and, } A \oplus B \oplus C \oplus D = \overline{A \odot B \odot C \odot D} \Rightarrow \text{complement}$$

Ques:- Find expression of $A \odot B \odot C$.

$$\text{Sol:- } A \odot B \odot C$$

$$= (\bar{A}\bar{B} + A\bar{B}) \odot C$$

$$= (\bar{A}\bar{B} + A\bar{B})\bar{C} + (\bar{A}\bar{B} + A\bar{B})C$$

$$= (\bar{A}\bar{B} \cdot A\bar{B})\bar{C} + (\bar{A}\bar{B} + A\bar{B})C$$

Since,

$$(\bar{A}\bar{B} + A\bar{B}) = (\overline{A \odot B}) = A \oplus B = \bar{A}B + A\bar{B}$$

$$= (\bar{A}\bar{B} + A\bar{B})\bar{C} + (\bar{A}\bar{B} + A\bar{B})C$$

$$= \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + \bar{A}\bar{B}C + ABC$$

$$= A \oplus B \oplus C.$$

ques:- Minimize.

A	B	C	Y	
→ 0	0	0	1	(A) $A \oplus B \oplus C$
0	0	1	0	(B) $A \ominus B \ominus C$
0	1	0	0	(C) $\overline{A \oplus B \oplus C}$
→ 0	1	1	1	(D) $AB + BC + AC$
1	0	0	0	
→ 1	0	1	1	
→ 1	1	0	1	
1	1	1	0	

Sol:- for EXOR \rightarrow O/P is 1 when odd no. of 1's at I/P.

In this case.,

$$Y = \overline{A \oplus B \oplus C}$$

$$= \overline{A \ominus B \ominus C} \quad \text{Ans.}$$

\Rightarrow EXOR and EXNOR are never always complemented, It is complement only when even variable occurs.

\Rightarrow EXNOR gate is even no. of 1's detector when no. of I/P's are even.

\Rightarrow EXNOR gate is odd no. of 1's detector when no. of I/P's are odd.

Problem:- $\overline{A \oplus B} = A \ominus B$.

Sol:- Put $X = \overline{A}$, $Y = B$

$$X \oplus Y$$

$$= \overline{A} \overline{X} \bar{Y} + \bar{X} Y$$

$$= \overline{A} \bar{B} + AB = A \ominus B.$$

Problem:- $\overline{A \oplus B}$

Sol:- Put $X = A$, $Y = \bar{B}$

$$= X \oplus Y$$

$$= X \bar{Y} + Y \bar{X}$$

$$= AB + \bar{A} \bar{B}$$

$$= A \ominus B.$$

problem:- $A \oplus B \oplus AB$.

Sol:- $(A\bar{B} + \bar{A}\bar{B}) \oplus AB$

$= (A\bar{B} + \bar{A}\bar{B})\bar{A}\bar{B} + (\bar{A}\bar{B} + \bar{A}\bar{B})AB$

$= A\bar{B}(\bar{A} + \bar{B}) + \bar{A}\bar{B}(\bar{A} + \bar{B}) + (\bar{A}\bar{B} \cdot \bar{A}\bar{B})AB$

$= A\bar{B} + \bar{A}\bar{B} + [(\bar{A} + \bar{B})(A + \bar{B})]AB$

$= A\bar{B} + \bar{A}\bar{B} + [\bar{A}\bar{B} + AB]AB$


$= A\bar{B} + \bar{A}\bar{B} + AB$

$= A(\bar{B} + B) + \bar{A}B = A + \bar{A}B$

$= (A + \bar{A})(A + B) = A + B \text{ Ans}_C$

$A \oplus B \oplus AB = A + B$




problem:-



- (a) 0
 (b) 1
 (c) $A \oplus B$
 (d) $A \otimes B$


Sol:- $Y = 1 \text{ Ans}_C$

SYMBOLS :-




NAND as Universal :-

(i) NOT :- A  \Rightarrow 1 gate required


(ii) AND :- A  B  A-B \Rightarrow 2 gate

(iii) OR :- A  B  A+B \Rightarrow 3 gate.

$$\overline{AB} = \overline{A} + \overline{B}$$

(iv) EXOR :- A  B  A * A-B  B * A-B  Y = A ⊕ B = $\overline{AB} + A\overline{B}$ \Rightarrow 4 Gate.


$$\begin{aligned}
 Y &= (\overline{A \cdot \overline{AB}} \cdot \overline{B \cdot \overline{AB}}) \\
 &= (A \cdot \overline{AB} + B \cdot \overline{AB}) \\
 &= (A(\overline{A} + \overline{B}) + B(\overline{A} + \overline{B})) \\
 &= A\overline{B} + B\overline{A} = A \oplus B
 \end{aligned}$$

(v) EXNOR :- A  B  1.Gate \Rightarrow 5 Gate


(vi) NOR :- A  B  1.Gate \Rightarrow 4 Gate

NOR AS universal :-


(i) NOT :-




(ii) AND :-



(iii) OR :-




(iv) EXNOR :-




$$\begin{aligned}
 y &= (\overline{\bar{A} + \bar{B}}) + (\bar{B} + \bar{A} + \bar{B}) \\
 &= \overline{\bar{A}(A+B)} + \overline{\bar{B}(A+B)} \\
 &= \overline{\bar{A}B} + \overline{\bar{B}A} = \overline{AB} \\
 &= AB + A(\bar{A}B) + B(\bar{A}B) + \bar{A}B = A \oplus B
 \end{aligned}$$

(v) EXOR :-




(vi) NAND




Note:-	Logic gate	No. of NAND	No. of NOR.
	NOT	1	1
	AND	2	3
	OR	3	2
	EXOR	4	5
	EXNOR	5	4

Problem:- To implement $\bar{X}YZ$. The min no. of two I/P NAND gate required.



$$\text{Total no. of NAND gate} = 2+2+1 = 5. \text{ Ans.}$$

Problem:- To implement $XY + WZ$, the min no. of 2 input NAND gate required.



\Rightarrow 1st inverter cancelled 2nd and 3rd cancelled 4th.


\Rightarrow Now the total no. of NAND \oplus gate is.

$$= 2 + \text{Bubbled OR} (= \text{NAND})$$

$$= 2 + 1 = 3.$$

= 3 NAND gate required.

Note:-



Two level AND-OR = Two level NAND-NAND


$$\boxed{\text{AND-OR} = \text{NAND-NAND}}$$

⇒ To implement SOP form, only NAND gate alone.

⇒ To implement POS form, only NOR gate alone.

Q:- if $(A+B)(C+D)$, then min no. of Gate.

Sol:-



$$\Rightarrow \text{OR-AND} = \text{NOR-NOR}$$